Commit f7f14b10 authored by Eugene Lepshy's avatar Eugene Lepshy Committed by Rob Clark

drm/msm/a6xx: Add A642L speedbin (0x81)

According to downstream, A642L's speedbin is 129 and uses 4 as index
Signed-off-by: default avatarEugene Lepshy <fekz115@gmail.com>
Signed-off-by: default avatarDanila Tikhonov <danila@jiaxyga.com>
Reviewed-by: default avatarKonrad Dybcio <konrad.dybcio@linaro.org>
Patchwork: https://patchwork.freedesktop.org/patch/606722/Signed-off-by: default avatarRob Clark <robdclark@chromium.org>
parent ce9db677
......@@ -869,6 +869,7 @@ static const struct adreno_info a6xx_gpus[] = {
.speedbins = ADRENO_SPEEDBINS(
{ 0, 0 },
{ 117, 0 },
{ 129, 4 },
{ 172, 2 }, /* Called speedbin 1 downstream, but let's not break things! */
{ 190, 1 },
),
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment