- 07 Feb, 2024 1 commit
-
-
Bjorn Andersson authored
The SC8280XP contains two additional tsens instances, providing among other things thermal measurements for the GPU. Add these and a GPU thermal-zone. Reviewed-by:
Konrad Dybcio <konrad.dybcio@linaro.org> Reviewed-by:
Johan Hovold <johan+linaro@kernel.org> Signed-off-by:
Bjorn Andersson <quic_bjorande@quicinc.com> Link: https://lore.kernel.org/r/20240206-sc8280xp-tsens2_3-v3-1-4577b3b38ea8@quicinc.com [bjorn: s/cpu-crit/gpu-crit/] Signed-off-by:
Bjorn Andersson <andersson@kernel.org>
-
- 06 Feb, 2024 39 commits
-
-
Neil Armstrong authored
Starting from SM8550, the TX ADC input soundwire port is offset by 1, and uses the new SWR_INPUTx input ports, so replace the legacy SWR_ADCx routes for SWR_INPUT0 & SWR_INPUT1 following the correct TX Soundwire port mapping. Add some comments on the routing for clarity. Fixes: b5e25ded ("arm64: dts: qcom: sm8550: add support for the SM8550-HDK board") Signed-off-by:
Neil Armstrong <neil.armstrong@linaro.org> Reviewed-by:
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20240201-topic-sm8550-hdk8550-audio-fix-v1-1-aa526c9c91d5@linaro.orgSigned-off-by:
-
Manivannan Sadhasivam authored
QMP PHY used in SM8650 requires 3 clocks: * ref - 19.2MHz reference clock from RPMh * ref_aux - Auxiliary reference clock from GCC * qref - QREF clock from TCSR Fixes: 10e02467 ("arm64: dts: qcom: sm8650: add interconnect dependent device nodes") Signed-off-by:
Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Reviewed-by:
-
Manivannan Sadhasivam authored
QMP PHY used in SM8550 requires 3 clocks: * ref - 19.2MHz reference clock from RPMh * ref_aux - Auxiliary reference clock from GCC * qref - QREF clock from TCSR Fixes: 35cf1aaa ("arm64: dts: qcom: sm8550: Add UFS host controller and phy nodes") Reviewed-by:
Can Guo <quic_cang@quicinc.com> Reviewed-by:
-
Manivannan Sadhasivam authored
QMP PHY used in SM8350 requires 3 clocks: * ref - 19.2MHz reference clock from RPMh * ref_aux - Auxiliary reference clock from GCC * qref - QREF clock from GCC While at it, let's move 'clocks' property before 'clock-names' to match the style used commonly. Fixes: 59c7cf81 ("arm64: dts: qcom: sm8350: Add UFS nodes") Reviewed-by:
-
Manivannan Sadhasivam authored
QMP PHY used in SC8280XP requires 3 clocks: * ref - 19.2MHz reference clock from RPMh * ref_aux - Auxiliary reference clock from GCC * qref - QREF clock from GCC Fixes: 152d1faf ("arm64: dts: qcom: add SC8280XP platform") Signed-off-by:
-
Manivannan Sadhasivam authored
QMP PHY used in SC8180X requires 3 clocks: * ref - 19.2MHz reference clock from RPMh * ref_aux - Auxiliary reference clock from GCC * qref - QREF clock from GCC Fixes: 8575f197 ("arm64: dts: qcom: Introduce the SC8180x platform") Reviewed-by:
-
Bjorn Andersson authored
Merge clock topic branch that introduces the SC8180X CLK_REF enable clocks.
-
Manivannan Sadhasivam authored
QMP PHY used in SM8250 requires 3 clocks: * ref - 19.2MHz reference clock from RPMh * ref_aux - Auxiliary reference clock from GCC * qref - QREF clock from GCC While at it, let's move 'clocks' property before 'clock-names' to match the style used commonly. Fixes: b7e2fba0 ("arm64: dts: qcom: sm8250: Add UFS controller and PHY") Reviewed-by:
-
Manivannan Sadhasivam authored
QMP PHY used in SM8150 requires 3 clocks: * ref - 19.2MHz reference clock from RPMh * ref_aux - Auxiliary reference clock from GCC * qref - QREF clock from GCC While at it, let's move 'clocks' property before 'clock-names' to match the style used commonly. Fixes: 3834a2e9 ("arm64: dts: qcom: sm8150: Add ufs nodes") Reviewed-by:
-
Manivannan Sadhasivam authored
QMP PHY used in SM6350 requires 3 clocks: * ref - 19.2MHz reference clock from RPMh * ref_aux - Auxiliary reference clock from GCC * qref - QREF clock from GCC While at it, let's move 'clocks' property before 'clock-names' to match the style used commonly. Fixes: 5a814af5 ("arm64: dts: qcom: sm6350: Add UFS nodes") Reviewed-by:
-
Manivannan Sadhasivam authored
QMP PHY used in SM6125 requires 3 clocks: * ref - 19.2MHz reference clock from RPM * ref_aux - Auxiliary reference clock from GCC * qref - QREF clock from GCC Fixes: f8399e8a ("arm64: dts: qcom: sm6125: Add UFS nodes") Reviewed-by:
-
Manivannan Sadhasivam authored
QMP PHY used in SM6115 requires 3 clocks: * ref - 19.2MHz reference clock from RPM * ref_aux - Auxiliary reference clock from GCC * qref - QREF clock from GCC Fixes: 97e563bf ("arm64: dts: qcom: sm6115: Add basic soc dtsi") Reviewed-by:
-
Manivannan Sadhasivam authored
QMP PHY used in SDM845 requires 3 clocks: * ref - 19.2MHz reference clock from RPMh * ref_aux - Auxiliary reference clock from GCC * qref - QREF clock from GCC While at it, let's move 'clocks' property before 'clock-names' to match the style used commonly. Fixes: cc16687f ("arm64: dts: qcom: sdm845: add UFS controller") Reviewed-by:
-
Manivannan Sadhasivam authored
QMP PHY used in MSM8998 requires 3 clocks: * ref - 19.2MHz reference clock from RPM * ref_aux - Auxiliary reference clock from GCC * qref - QREF clock from GCC Fixes: cd3dbe2a ("arm64: dts: qcom: msm8998: Add UFS nodes") Reviewed-by:
-
Manivannan Sadhasivam authored
QMP PHY used in MSM8996 requires 2 clocks: * ref - 19.2MHz reference clock from RPM * qref - QREF clock from GCC Fixes: 27520210 ("arm64: dts: qcom: msm8996: Use generic QMP driver for UFS") Reviewed-by:
-
Manivannan Sadhasivam authored
Add missing QREF clocks for UFS MEM and UFS CARD controllers. Fixes: 0fadcdfd ("dt-bindings: clock: Add SC8180x GCC binding") Acked-by:
-
Christian Marangi authored
Add clock-frequency to MDIO node to set the MDC rate to 6.25Mhz instead of using the default value of 390KHz from MDIO default divider. Signed-off-by:
Christian Marangi <ansuelsmth@gmail.com> Reviewed-by:
-
Dmitry Baryshkov authored
If cluster domain idle state is enabled on the RB1, the board becomes significantly less responsive. Under certain circumstances (if some of the devices are disabled in kernel config) the board can even lock up. It seems this is caused by the MPM not updating wakeup timer during CPU idle (in the same way the RPMh updates it when cluster idle state is entered). Disable cluster domain idle for the RB1 board until MPM driver is fixed to cooperate with the CPU idle states. Signed-off-by:
Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Link: https://lore.kernel.org/r/20240130-rb1-suspend-cluster-v2-1-5bc1109b0869@linaro.orgSigned-off-by:
-
Vladimir Lypak authored
Add the GPU node for the Adreno 506 found on this family of SoCs. The clock speeds are a bit different per SoC variant, SDM450 maxes out at 600MHz while MSM8953 (= SDM625) goes up to 650MHz and SDM632 goes up to 725MHz. To achieve this, create a new sdm450.dtsi to hold the 600MHz OPP and use the new dtsi for sdm450-motorola-ali. Signed-off-by:
Vladimir Lypak <vladimir.lypak@gmail.com> Co-developed-by:
Luca Weiss <luca@z3ntu.xyz> Signed-off-by:
-
Vladimir Lypak authored
Add the IOMMU used for the GPU on MSM8953. Signed-off-by:
-
Vladimir Lypak authored
With this reset we can avoid situations like IRQ storms from DSI host before it even started probing (because boot-loader left DSI IRQs on). Signed-off-by:
-
Bjorn Andersson authored
Merge MSM8953 GCC DeviceTree binding update from topic branch, to get access to newly introduced MDSS reset constants.
-
Vladimir Lypak authored
Add new defines for some more BCRs found on MSM8953. Signed-off-by:
-
Neil Armstrong authored
Add the sound card of SM8650-MTP board with the routing for Speakers. Signed-off-by:
-
Neil Armstrong authored
Add the remaining Audio nodes on the SM8650-QRD board including: - Qualcomm Aqstic WCD9395 audio codec on the RX & TX Soundwire interfaces - WSA8845 Left & Right Speakers - Link the WCD9395 Codec node to the WCD9395 USB SubSystem node to handle the USB-C Audio Accessory Mode events & lane swapping - Sound card with routing for Speakers and Microphones Signed-off-by:
-
Ling Xu authored
Add dma-coherent property to fastRPC context bank nodes to pass dma sequence test in fastrpc sanity test, ensure that data integrity is maintained during DMA operations. Signed-off-by:
Ling Xu <quic_lxu5@quicinc.com> Link: https://lore.kernel.org/r/20240125102413.3016-3-quic_lxu5@quicinc.comSigned-off-by:
-
Ling Xu authored
Add dma-coherent property to fastRPC context bank nodes to pass dma sequence test in fastrpc sanity test, ensure that data integrity is maintained during DMA operations. Signed-off-by:
-
Fenglin Wu authored
Add PM8010 regulator device nodes for sm8650-qrd board. Signed-off-by:
Fenglin Wu <quic_fenglinw@quicinc.com> Reviewed-by:
David Collins <quic_collinsd@quicinc.com> Link: https://lore.kernel.org/r/20240125-sm8650_pm8010_support-v3-2-2f291242a7c4@quicinc.comSigned-off-by:
-
Fenglin Wu authored
Add PM8010 regulator device nodes for sm8650-mtp board. Signed-off-by:
-
Mantas Pucka authored
Add thermal zones to make use of thermal sensors data. For CPU zone, add cooling device that uses CPU frequency scaling. Signed-off-by:
Mantas Pucka <mantas@8devices.com> Link: https://lore.kernel.org/r/1706173452-1017-4-git-send-email-mantas@8devices.comSigned-off-by:
-
Mantas Pucka authored
IPQ6018 has temperature sensing HW block compatible with IPQ8074. Add node for it. Signed-off-by:
-
Krzysztof Kozlowski authored
Add proper audio routes for onboard analogue microphones AMIC[1345] - MIC biases and route from TX macro codec to WCD9385 audio codec. This should bring AMIC1, AMIC2 (headphones), AMIC3, AMIC4 and AMIC5 onboard microphones to work, although was not tested on the hardware. Signed-off-by:
-
Krzysztof Kozlowski authored
Add proper audio routes for onboard analogue microphones AMIC[1345] - MIC biases and route from TX macro codec to WCD9385 audio codec. This finally brings AMIC1, AMIC3, AMIC4 and AMIC5 onboard microphones to work. AMIC2 (headphones) should be fine well, however it didn't work during tests, probably because of incomplete USB switch. Signed-off-by:
-
Krzysztof Kozlowski authored
WCD9385 audio codec TX port mapping was copied form HDK8450, but in fact it is offset by one. Correct it to fix recording via analogue microphones. The change is based on QRD8550 and should be correct here as well, but was not tested on MTP8550. Cc: stable@vger.kernel.org Fixes: a541667c ("arm64: dts: qcom: sm8550-mtp: add WCD9385 audio-codec") Signed-off-by:
-
Krzysztof Kozlowski authored
WCD9385 audio codec TX port mapping was copied form HDK8450, but in fact it is offset by one. Correct it to fix recording via analogue microphones. Cc: stable@vger.kernel.org Fixes: 83fae950 ("arm64: dts: qcom: sm8550-qrd: add WCD9385 audio-codec") Signed-off-by:
-
Luca Weiss authored
Add the definitions for the various thermal zones found on the SM6350 SoC. Hooking up GPU and CPU cooling can limit the clock speeds there to reduce the temperature again to good levels. Most thermal zones only have one critical temperature configured at 125°C which can be mostly considered a placeholder until those zones can be hooked up to cooling. Signed-off-by:
Luca Weiss <luca.weiss@fairphone.com> Link: https://lore.kernel.org/r/20240124-sm6350-tsens-v1-1-d37ec82140af@fairphone.comSigned-off-by:
-
Dmitry Baryshkov authored
The USB3 PHY on the SM6115 platform doesn't have built-in PCS_MISC_CLAMP_ENABLE register. Instead clamping is handled separately via the register in the TCSR space. Declare corresponding register. Fixes: 9dd5f6db ("arm64: dts: qcom: sm6115: Add USB SS qmp phy node") Signed-off-by:
-
Dmitry Baryshkov authored
The USB3 PHY on the QCM2290 platform doesn't have built-in PCS_MISC_CLAMP_ENABLE register. Instead clamping is handled separately via the register in the TCSR space. Declare corresponding register. Fixes: 0c55f622 ("arm64: dts: qcom: qcm2290: Add USB3 PHY") Signed-off-by:
-
Dmitry Baryshkov authored
The USB3 PHY on the MSM8998 platform doesn't have built-in PCS_MISC_CLAMP_ENABLE register. Instead clamping is handled separately via the register in the TCSR space. Declare corresponding register. Fixes: 026dad8f ("arm64: dts: qcom: msm8998: Add USB-related nodes") Cc: Jeffrey Hugo <quic_jhugo@quicinc.com> Signed-off-by:
Jeffrey Hugo <quic_jhugo@quicinc.com> Link: https://lore.kernel.org/r/20240117-usbc-phy-vls-clamp-v2-4-a950c223f10f@linaro.orgSigned-off-by:
-
