1. 11 Dec, 2019 3 commits
  2. 10 Dec, 2019 3 commits
  3. 09 Dec, 2019 25 commits
  4. 08 Dec, 2019 1 commit
  5. 07 Dec, 2019 3 commits
    • Chris Wilson's avatar
      drm/i915/gtt: Account for preallocation in asserts · ca5930b1
      Chris Wilson authored
      Our asserts allow for the PDEs to be allocated concurrently, but we did
      not account for the aliasing-ppgtt to be preallocated on top.
      
      Testcase: igt/gem_ppgtt #bsw
      Signed-off-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
      Cc: Mika Kuoppala <mika.kuoppala@linux.intel.com>
      Acked-by: default avatarMika Kuoppala <mika.kuoppala@linux.intel.com>
      Link: https://patchwork.freedesktop.org/patch/msgid/20191207221453.2802627-1-chris@chris-wilson.co.uk
      ca5930b1
    • Chris Wilson's avatar
      drm/i915: Avoid calling i915_gem_object_unbind holding object lock · 8b1c78e0
      Chris Wilson authored
      In the extreme case, we may wish to wait on an rcu-barrier to reap stale
      vm to purge the last of the object bindings. However, we are not allowed
      to use rcu_barrier() beneath the dma_resv (i.e. object) lock and do not
      take lightly the prospect of unlocking a mutex deep in the bowels of the
      routine. i915_gem_object_unbind() itself does not need the object lock,
      and it turns out the callers do not need to the unbind as part of a
      locked sequence around set-cache-level, so rearrange the code to avoid
      taking the object lock in the callers.
      
      <4> [186.816311] ======================================================
      <4> [186.816313] WARNING: possible circular locking dependency detected
      <4> [186.816316] 5.4.0-rc8-CI-CI_DRM_7486+ #1 Tainted: G     U
      <4> [186.816318] ------------------------------------------------------
      <4> [186.816320] perf_pmu/1321 is trying to acquire lock:
      <4> [186.816322] ffff88849487c4d8 (&mm->mmap_sem#2){++++}, at: __might_fault+0x39/0x90
      <4> [186.816331]
      but task is already holding lock:
      <4> [186.816333] ffffe8ffffa05008 (&cpuctx_mutex){+.+.}, at: perf_event_ctx_lock_nested+0xa9/0x1b0
      <4> [186.816339]
      which lock already depends on the new lock.
      
      <4> [186.816341]
      the existing dependency chain (in reverse order) is:
      <4> [186.816343]
      -> #6 (&cpuctx_mutex){+.+.}:
      <4> [186.816349]        __mutex_lock+0x9a/0x9d0
      <4> [186.816352]        perf_event_init_cpu+0xa4/0x140
      <4> [186.816357]        perf_event_init+0x19d/0x1cd
      <4> [186.816362]        start_kernel+0x372/0x4f4
      <4> [186.816365]        secondary_startup_64+0xa4/0xb0
      <4> [186.816381]
      -> #5 (pmus_lock){+.+.}:
      <4> [186.816385]        __mutex_lock+0x9a/0x9d0
      <4> [186.816387]        perf_event_init_cpu+0x6b/0x140
      <4> [186.816404]        cpuhp_invoke_callback+0x9b/0x9d0
      <4> [186.816406]        _cpu_up+0xa2/0x140
      <4> [186.816409]        do_cpu_up+0x61/0xa0
      <4> [186.816411]        smp_init+0x57/0x96
      <4> [186.816413]        kernel_init_freeable+0xac/0x1c7
      <4> [186.816416]        kernel_init+0x5/0x100
      <4> [186.816419]        ret_from_fork+0x24/0x50
      <4> [186.816421]
      -> #4 (cpu_hotplug_lock.rw_sem){++++}:
      <4> [186.816424]        cpus_read_lock+0x34/0xd0
      <4> [186.816427]        rcu_barrier+0xaa/0x190
      <4> [186.816429]        kernel_init+0x21/0x100
      <4> [186.816431]        ret_from_fork+0x24/0x50
      <4> [186.816433]
      -> #3 (rcu_state.barrier_mutex){+.+.}:
      <4> [186.816436]        __mutex_lock+0x9a/0x9d0
      <4> [186.816438]        rcu_barrier+0x23/0x190
      <4> [186.816502]        i915_gem_object_unbind+0x3a6/0x400 [i915]
      <4> [186.816537]        i915_gem_object_set_cache_level+0x32/0x90 [i915]
      <4> [186.816571]        i915_gem_object_pin_to_display_plane+0x5d/0x160 [i915]
      <4> [186.816612]        intel_pin_and_fence_fb_obj+0x9e/0x200 [i915]
      <4> [186.816679]        intel_plane_pin_fb+0x3f/0xd0 [i915]
      <4> [186.816717]        intel_prepare_plane_fb+0x130/0x520 [i915]
      <4> [186.816722]        drm_atomic_helper_prepare_planes+0x85/0x110
      <4> [186.816761]        intel_atomic_commit+0xc6/0x350 [i915]
      <4> [186.816764]        drm_atomic_helper_update_plane+0xed/0x110
      <4> [186.816768]        setplane_internal+0x97/0x190
      <4> [186.816770]        drm_mode_setplane+0xcd/0x190
      <4> [186.816773]        drm_ioctl_kernel+0xa7/0xf0
      <4> [186.816775]        drm_ioctl+0x2e1/0x390
      <4> [186.816778]        do_vfs_ioctl+0xa0/0x6f0
      <4> [186.816780]        ksys_ioctl+0x35/0x60
      <4> [186.816782]        __x64_sys_ioctl+0x11/0x20
      <4> [186.816785]        do_syscall_64+0x4f/0x210
      <4> [186.816787]        entry_SYSCALL_64_after_hwframe+0x49/0xbe
      <4> [186.816789]
      -> #2 (reservation_ww_class_mutex){+.+.}:
      <4> [186.816793]        __ww_mutex_lock.constprop.15+0xc3/0x1090
      <4> [186.816795]        ww_mutex_lock+0x39/0x70
      <4> [186.816798]        dma_resv_lockdep+0x10e/0x1f7
      <4> [186.816800]        do_one_initcall+0x58/0x2ff
      <4> [186.816802]        kernel_init_freeable+0x137/0x1c7
      <4> [186.816804]        kernel_init+0x5/0x100
      <4> [186.816806]        ret_from_fork+0x24/0x50
      <4> [186.816808]
      -> #1 (reservation_ww_class_acquire){+.+.}:
      <4> [186.816811]        dma_resv_lockdep+0xec/0x1f7
      <4> [186.816813]        do_one_initcall+0x58/0x2ff
      <4> [186.816815]        kernel_init_freeable+0x137/0x1c7
      <4> [186.816817]        kernel_init+0x5/0x100
      <4> [186.816819]        ret_from_fork+0x24/0x50
      <4> [186.816820]
      -> #0 (&mm->mmap_sem#2){++++}:
      <4> [186.816824]        __lock_acquire+0x1328/0x15d0
      <4> [186.816826]        lock_acquire+0xa7/0x1c0
      <4> [186.816828]        __might_fault+0x63/0x90
      <4> [186.816831]        _copy_to_user+0x1e/0x80
      <4> [186.816834]        perf_read+0x200/0x2b0
      <4> [186.816836]        vfs_read+0x96/0x160
      <4> [186.816838]        ksys_read+0x9f/0xe0
      <4> [186.816839]        do_syscall_64+0x4f/0x210
      <4> [186.816841]        entry_SYSCALL_64_after_hwframe+0x49/0xbe
      <4> [186.816843]
      other info that might help us debug this:
      
      <4> [186.816846] Chain exists of:
        &mm->mmap_sem#2 --> pmus_lock --> &cpuctx_mutex
      
      <4> [186.816849]  Possible unsafe locking scenario:
      
      <4> [186.816851]        CPU0                    CPU1
      <4> [186.816853]        ----                    ----
      <4> [186.816854]   lock(&cpuctx_mutex);
      <4> [186.816856]                                lock(pmus_lock);
      <4> [186.816858]                                lock(&cpuctx_mutex);
      <4> [186.816860]   lock(&mm->mmap_sem#2);
      <4> [186.816861]
       *** DEADLOCK ***
      
      Closes: https://gitlab.freedesktop.org/drm/intel/issues/728Signed-off-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
      Reviewed-by: default avatarAndi Shyti <andi.shyti@intel.com>
      Link: https://patchwork.freedesktop.org/patch/msgid/20191206105527.1130413-5-chris@chris-wilson.co.uk
      8b1c78e0
    • Matthew Brost's avatar
      drm/i915/guc: Update uncore access path in flush_ggtt_writes · a22198a9
      Matthew Brost authored
      The preferred way to access the uncore is through the GT structure.
      Update the GuC function, flush_ggtt_writes, to use this path.
      Signed-off-by: default avatarMatthew Brost <matthew.brost@intel.com>
      Signed-off-by: default avatarJohn Harrison <john.c.harrison@intel.com>
      Reviewed-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
      Signed-off-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
      Link: https://patchwork.freedesktop.org/patch/msgid/20191207010033.24667-1-John.C.Harrison@Intel.com
      a22198a9
  6. 06 Dec, 2019 5 commits
    • Chris Wilson's avatar
      drm/i915/gem: Pin gen6_ppgtt prior to constructing the request · aef82079
      Chris Wilson authored
      All pinning must be done prior to i915_request_create, to avoid
      timeline->mutex inversions.
      
      Here we slightly abuse the context_barrier_task stages to utilise the
      'skip' decision as an opportunity to acquire the pin on the new ppgtt.
      Consider it s/skip/prepare/. At the moment, we only have on user of
      context_barrier_task, so it might be worth breaking it down for the
      specific task of set-vm and refactor it later if we find a second
      purpose.
      
      <4> [402.377487] WARNING: possible circular locking dependency detected
      <4> [402.377493] 5.4.0-rc8-CI-CI_DRM_7491+ #1 Tainted: G     U
      <4> [402.377497] ------------------------------------------------------
      <4> [402.377502] gem_exec_parall/2506 is trying to acquire lock:
      <4> [402.377507] ffff888403cdac70 (&kernel#2){+.+.}, at: i915_request_create+0x16/0x1c0 [i915]
      <4> [402.377593]
      but task is already holding lock:
      <4> [402.377597] ffff88835efad550 (&ppgtt->pin_mutex){+.+.}, at: gen6_ppgtt_pin+0x4d/0x110 [i915]
      <4> [402.377660]
      which lock already depends on the new lock.
      
      <4> [402.377664]
      the existing dependency chain (in reverse order) is:
      <4> [402.377668]
      -> #1 (&ppgtt->pin_mutex){+.+.}:
      <4> [402.377674]        __mutex_lock+0x9a/0x9d0
      <4> [402.377713]        gen6_ppgtt_pin+0x4d/0x110 [i915]
      <4> [402.377756]        emit_ppgtt_update+0x1dc/0x370 [i915]
      <4> [402.377801]        context_barrier_task+0x176/0x310 [i915]
      <4> [402.377844]        ctx_setparam+0x400/0xb10 [i915]
      <4> [402.377886]        i915_gem_context_setparam_ioctl+0xc8/0x160 [i915]
      <4> [402.377891]        drm_ioctl_kernel+0xa7/0xf0
      <4> [402.377895]        drm_ioctl+0x2e1/0x390
      <4> [402.377899]        do_vfs_ioctl+0xa0/0x6f0
      <4> [402.377903]        ksys_ioctl+0x35/0x60
      <4> [402.377906]        __x64_sys_ioctl+0x11/0x20
      <4> [402.377910]        do_syscall_64+0x4f/0x210
      <4> [402.377914]        entry_SYSCALL_64_after_hwframe+0x49/0xbe
      <4> [402.377917]
      -> #0 (&kernel#2){+.+.}:
      <4> [402.377923]        __lock_acquire+0x1328/0x15d0
      <4> [402.377926]        lock_acquire+0xa7/0x1c0
      <4> [402.377930]        __mutex_lock+0x9a/0x9d0
      <4> [402.377977]        i915_request_create+0x16/0x1c0 [i915]
      <4> [402.378013]        intel_engine_flush_barriers+0x4c/0x100 [i915]
      <4> [402.378062]        i915_ggtt_pin+0x7d/0x130 [i915]
      <4> [402.378108]        gen6_ppgtt_pin+0x9c/0x110 [i915]
      <4> [402.378148]        ring_context_pin+0x2e/0xc0 [i915]
      <4> [402.378183]        __intel_context_do_pin+0x6b/0x190 [i915]
      <4> [402.378226]        i915_gem_do_execbuffer+0x180c/0x26b0 [i915]
      <4> [402.378268]        i915_gem_execbuffer2_ioctl+0x11b/0x460 [i915]
      <4> [402.378272]        drm_ioctl_kernel+0xa7/0xf0
      <4> [402.378275]        drm_ioctl+0x2e1/0x390
      <4> [402.378279]        do_vfs_ioctl+0xa0/0x6f0
      <4> [402.378282]        ksys_ioctl+0x35/0x60
      <4> [402.378286]        __x64_sys_ioctl+0x11/0x20
      <4> [402.378289]        do_syscall_64+0x4f/0x210
      <4> [402.378292]        entry_SYSCALL_64_after_hwframe+0x49/0xbe
      <4> [402.378295]
      other info that might help us debug this:
      
      <4> [402.378299]  Possible unsafe locking scenario:
      
      <4> [402.378302]        CPU0                    CPU1
      <4> [402.378305]        ----                    ----
      <4> [402.378307]   lock(&ppgtt->pin_mutex);
      <4> [402.378310]                                lock(&kernel#2);
      <4> [402.378314]                                lock(&ppgtt->pin_mutex);
      <4> [402.378317]   lock(&kernel#2);
      <4> [402.378320]
      Signed-off-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
      Reviewed-by: default avatarAndi Shyti <andi.shyti@intel.com>
      Link: https://patchwork.freedesktop.org/patch/msgid/20191206105527.1130413-4-chris@chris-wilson.co.uk
      aef82079
    • Andi Shyti's avatar
      drm/i915/gt: Replace I915_WRITE with its uncore counterpart · 795a4aea
      Andi Shyti authored
      Get rid of the last remaining I915_WRITEs and replace them with
      intel_uncore_write().
      Signed-off-by: default avatarAndi Shyti <andi.shyti@intel.com>
      Reviewed-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
      Signed-off-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
      Link: https://patchwork.freedesktop.org/patch/msgid/20191206212417.20178-1-andi@etezian.org
      795a4aea
    • José Roberto de Souza's avatar
      drm/i915/display: Refactor intel_commit_modeset_disables() · ad457191
      José Roberto de Souza authored
      Commit 9c722e17 ("drm/i915: Disable pipes in reverse order")
      reverted the order that pipes gets disabled because of TGL
      master/slave relationship between transcoders in MST mode.
      
      But as stated in a comment in skl_commit_modeset_enables() the
      enabling order is not always crescent, possibly causing previously
      selected slave transcoder being enabled before master so another
      approach will be needed to select a transcoder to master in MST mode.
      It will be similar to the approach taken in port sync.
      
      But instead of implement something like
      intel_trans_port_sync_modeset_disables() to MST lets simply it and
      iterate over all pipes 2 times, the first one disabling any slave and
      then disabling everything else.
      The MST bits will be added in another patch.
      
      v2:
      Not using crtc->active as it is deprecated
      
      v3:
      Removing is_trans_port_sync_mode() check, just check for
      is_trans_port_sync_master() is enough
      
      v4:
      Adding and using is_trans_port_sync_slave(), otherwise non-port sync
      pipes will be disabled in the first loop, what is not wrong but is
      not what patch description promises
      
      Cc: Lucas De Marchi <lucas.demarchi@intel.com>
      Cc: Manasi Navare <manasi.d.navare@intel.com>
      Cc: Matt Roper <matthew.d.roper@intel.com>
      Cc: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
      Cc: Ville Syrjälä <ville.syrjala@linux.intel.com>
      Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com> (v2)
      Signed-off-by: default avatarJosé Roberto de Souza <jose.souza@intel.com>
      Reviewed-by: default avatarMatt Roper <matthew.d.roper@intel.com>
      Link: https://patchwork.freedesktop.org/patch/msgid/20191205210350.96795-3-jose.souza@intel.com
      ad457191
    • José Roberto de Souza's avatar
      drm/i915/display/tgl: Fix the order of the step to turn transcoder clock off · 3ca8f191
      José Roberto de Souza authored
      For TGL the step to turn off the transcoder clock was moved to after
      the complete shutdown of DDI. Only the MST slave transcoders should
      disable the clock before that.
      
      v2:
      - Adding last_mst_stream to intel_mst_post_disable_dp, make code more
      easy to read and is similar to first_mst_stream in
      intel_mst_pre_enable_dp()(Ville's idea)
      - Calling intel_ddi_disable_pipe_clock() for GEN12+ right
      intel_disable_ddi_buf() as stated in BSpec(Ville)
      
      BSpec: 49190
      Cc: Lucas De Marchi <lucas.demarchi@intel.com>
      Cc: Ville Syrjälä <ville.syrjala@linux.intel.com>
      Reviewed-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
      Signed-off-by: default avatarJosé Roberto de Souza <jose.souza@intel.com>
      Link: https://patchwork.freedesktop.org/patch/msgid/20191205210350.96795-2-jose.souza@intel.com
      3ca8f191
    • José Roberto de Souza's avatar
      drm/i915/display: Do not check for the ddb allocations of turned off pipes · 1ac87297
      José Roberto de Souza authored
      It should not care about DDB allocations of pipes going through
      a fullmodeset, as at this point those pipes are disabled.
      The comment in the code also points to that but that was not what
      was being executed.
      
      Cc: Ville Syrjälä <ville.syrjala@linux.intel.com>
      Reviewed-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
      Signed-off-by: default avatarJosé Roberto de Souza <jose.souza@intel.com>
      Link: https://patchwork.freedesktop.org/patch/msgid/20191205210350.96795-1-jose.souza@intel.com
      1ac87297