- 26 Sep, 2017 30 commits
-
-
Monk Liu authored
FRAME_CONTROL(begin) is needed for vega10 due to ucode logic change, it can fix some CTS random fail under gfx preemption enabled mode. Signed-off-by:
Monk Liu <Monk.Liu@amd.com> Acked-by:
Christian König <christian.koenig@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Monk Liu authored
At least for SRIOV we found reload PSP fw during gpu reset cause PSP hang. Signed-off-by:
-
Monk Liu authored
currently in_reset is only used in sriov gpu reset, and it will be used for other non-gfx hw component later, like PSP, so move it from gfx to adev and rename to in_sriov_reset make more sense. Signed-off-by:
-
Monk Liu authored
Signed-off-by:
-
Monk Liu authored
Signed-off-by:
-
Ken Wang authored
V2 Signed-off-by:
Ken Wang <Ken.Wang@amd.com> Reviewed-by:
-
Tom St Denis authored
Signed-off-by:
Tom St Denis <tom.stdenis@amd.com> Reviewed-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Tom St Denis authored
Signed-off-by:
-
Rex Zhu authored
fix checkpatch.pl WARNING: Prefer 'unsigned int' to bare use of 'unsigned' Reviewed-by:
Rex Zhu <Rex.Zhu@amd.com> Signed-off-by:
-
Leo Liu authored
Requested by SRIOV, the clearance of the bit moved into firmware Signed-off-by:
Leo Liu <leo.liu@amd.com> Acked-by:
-
Xiangliang.Yu authored
Port it from sdma4 for wptr polling usage. Signed-off-by:
Xiangliang.Yu <Xiangliang.Yu@amd.com> Reviewed-by:
-
Xiangliang.Yu authored
When hypervisor triggering FLR for one of VFs, need to enable sdma wptr polling to avoid missing wptr update if enabling doorbell. Signed-off-by:
-
Christian König authored
Remove unused defines and variables. Also stop computing the gfp_flags when they aren't used. No intended functional change. Signed-off-by:
-
Felix Kuehling authored
IH tracks pending retry faults in a hash table for fast lookup in interrupt context. Each VM has a short FIFO of pending VM faults for processing in a bottom half. The IH prescreening stage adds retry faults and filters out repeated retry interrupts to minimize the impact of interrupt storms. It's the VM's responsibility remove pending faults once they are handled. For now this is only done when the VM is destroyed. v2: - Made the hash table smaller and the FIFO longer. I never want the FIFO to fill up, because that would make prescreen take longer. 128 pending page faults should be enough to keep migrations busy. Signed-off-by:
Felix Kuehling <Felix.Kuehling@amd.com> Acked-by: Christian König <christian.koenig@amd.com> (v1) Reviewed-by:
-
Felix Kuehling authored
This adds a statically sized closed hash table implementation with low memory and CPU overhead. The API is inspired by kfifo. Storing, retrieving and deleting data does not involve any dynamic memory management, which makes it ideal for use in interrupt context. Static memory usage per entry comprises a 32 or 64 bit hash key, two bits for occupancy tracking and the value size stored in the table. No list heads or pointers are needed. Therefore this data structure should be quite cache-friendly, too. It uses linear probing and lazy deletion. During lookups free space is reclaimed and entries relocated to speed up future lookups. v2: squash in do_div and _BITOPS_LONG_SHIFT fixes Signed-off-by:
-
Felix Kuehling authored
To filter out high-frequency interrupts that can be safely ignored. v2: squash in trivial typo fix for si (Alex) Signed-off-by:
-
Felix Kuehling authored
Signed-off-by:
Oded Gabbay <oded.gabbay@gmail.com> Signed-off-by:
-
Felix Kuehling authored
PASID management is moving into KGD. Limiting the PASID range to the number of doorbell pages is no longer practical. Signed-off-by:
-
Felix Kuehling authored
Signed-off-by:
-
Felix Kuehling authored
Allows assigning a PASID to a VM for identifying VMs involved in page faults. The global PASID manager is also exported in the KFD interface so that AMDGPU and KFD can share the PASID space. PASIDs of different sizes can be requested. On APUs, the PASID size is deterined by the capabilities of the IOMMU. So KFD must be able to allocate PASIDs in a smaller range. Signed-off-by:
-
Felix Kuehling authored
Make sure vm->root.bo is not left reserved if amdgpu_bo_kmap fails. Signed-off-by:
-
Rex Zhu authored
Reviewed-by:
-
Rex Zhu authored
currently, for CI asics, use dpm by default, amdgpu.dpm=-1. when set amdgpu.dpm=1, enable powplay. when set amdgpu.dpm=0, disable both dpm and powerplay. when powerplay is stable on CI asics, ci_dpm will be removed. Reviewed-by:
-
Rex Zhu authored
Add support for CI asics (Bonaire, Hawaii) to the powerplay hwmgr Reviewed-by:
-
Rex Zhu authored
Reviewed-by:
-
Rex Zhu authored
Use pr_debug to prevent spamming unimportant dmesg. Reviewed-by:
-
Rex Zhu authored
ConfigurableTDP do not exist from Fiji. so only use in previous ASIC. Reviewed-by:
-
Rex Zhu authored
This ports support for CI asics (Bonaire, Hawaii) to the powerplay smumgr v2: warning fix (Alex) v3: squash in fix for thermal (Tom) Reviewed-by:
-
- 19 Sep, 2017 10 commits
-
-
Rex Zhu authored
Signed-off-by:
-
Rex Zhu authored
Signed-off-by:
-
Rex Zhu authored
Reviewed-by:
-
Rex Zhu authored
put amd_pm_funcs table in struct powerplay for all asics. Signed-off-by:
-
Rex Zhu authored
Reviewed-by:
-
Rex Zhu authored
renamed amdgpu_dpm_funcs and moved to amd_shared.h so can shared with powerplay. Reviewed-by:
-
Rex Zhu authored
delete functiontable related codes Reviewed-by:
-
Rex Zhu authored
use function points instand of function table. Reviewed-by:
-
Rex Zhu authored
1. add function points instand of creat function tables 2. implement stop dpm tasks for CZ/ST Reviewed-by:
-
Rex Zhu authored
add function point start_thermal_controller in hwmgr, delete thermal function table and related functions Reviewed-by:
-
