- 26 Sep, 2017 40 commits
-
-
Dmytro Laktyushkin authored
Signed-off-by:
Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com> Reviewed-by:
Tony Cheng <Tony.Cheng@amd.com> Acked-by:
Harry Wentland <Harry.Wentland@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Anthony Koo authored
1. Need to blend non-active area to show visual confirm borders 2. Set number of Visual Confirm lines based on pipe instance 3. Set Different colors representing surface format of bottom most plan Signed-off-by:
Anthony Koo <anthony.koo@amd.com> Reviewed-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Andrey Grodzovsky authored
Change it to sue dc_commit_context. dc_commit_context is used directly from Linux DM. Signed-off-by:
Andrey Grodzovsky <Andrey.Grodzovsky@amd.com> Reviewed-by:
-
Eric Yang authored
Allow pplib to update fclk and dcfclk for different voltage levels. PPlib's values for dispclk and phyclk is not correct, so we are not getting it from them. fclk is currently not used correctly, although does not effect the actual fclk we request. Signed-off-by:
Eric Yang <Eric.Yang2@amd.com> Reviewed-by:
-
Eric Yang authored
Before this change, pipe split was disabled by bumping up dpp clock bounding box for DPM level 0 and 1, this allows validation to pass without splitting at a lower DPM level. This change reverts this and instead lowers display clock at DPM level 0, this forces configurations that need pipe split at DPM level 0 to go to DPM level 1, where they can be driven without split. Signed-off-by:
-
Eric Yang authored
Signed-off-by:
-
Eric Yang authored
Move number of memory channel calculation out of dcn_bw_update_from_pplib Fill in fabric_and_dram_bandwidth for single channel case. Signed-off-by:
-
Tony Cheng authored
value based on STA target aligned to FCLK for SS corners with 10% margin also - group all latency together - group all voltage state related together Signed-off-by:
-
Andrey Grodzovsky authored
Restoring conditional call to in_transfer_func since no reason to call it unconditionally. Signed-off-by:
-
Andrey Grodzovsky authored
Remove acrtc->stream and move it into dm_crtc_state. This allows to get rid of dm_atomic_state->dm_set. Also reuse streams created in atomic_check during commit. Signed-off-by:
-
Andrey Grodzovsky authored
Reimplement atomic_state_alloc and atomic_state_clear to release validate_ctx. Signed-off-by:
-
Harry Wentland authored
Signed-off-by:
-
Harry Wentland authored
Signed-off-by:
-
Harry Wentland authored
Signed-off-by:
-
Harry Wentland authored
Needed by objs in dm_atomic_state Signed-off-by:
-
Harry Wentland authored
Signed-off-by:
-
Harry Wentland authored
We really want to use the new private_atomic_state but can't right now as we have to maintain some backward compatibility to older kernels. For now let's follow Intel's approach and extend the drm_atomic_state. Signed-off-by:
-
Yongqiang Sun authored
Signed-off-by:
Yongqiang Sun <yongqiang.sun@amd.com> Reviewed-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Dmytro Laktyushkin authored
Update relevant registers Signed-off-by:
-
Dmytro Laktyushkin authored
Also update relevant registers. Signed-off-by:
Charlene Liu <Charlene.Liu@amd.com> Acked-by:
-
Dmytro Laktyushkin authored
Also updated relevant registers. Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Bhawanpreet Lakha authored
-Set CRTC_STATIC_SCREEN_EVENT for stoney/carrizo for FBC implementation -Code is currently guarded with "ENABLE_FBC" compile time flag Signed-off-by:
Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com> Reviewed-by:
Roman Li <Roman.Li@amd.com> Acked-by:
-
Vitaly Prosyak authored
Signed-off-by:
Vitaly Prosyak <vitaly.prosyak@amd.com> Reviewed-by:
-
Charlene Liu authored
Signed-off-by:
-
Amy Zhang authored
- Make sure Vsync interrupts are disabled in static screen case and enabled when not to save power - Create no_static_for_external_dp debug option Signed-off-by:
Amy Zhang <Amy.Zhang@amd.com> Reviewed-by:
-
Yue Hin Lau authored
Signed-off-by:
Yue Hin Lau <Yuehin.Lau@amd.com> Reviewed-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
Jordan Lazare <Jordan.Lazare@amd.com> Acked-by:
-
Corbin McElhanney authored
Adds some additional information to logs in dc_commit_streams to better match Dal2. Also adds a new function, dc_raw_log, that has the same functionality as dc_conn_log, but does not attach display specific prefixes to the log output. Finally, adds a new DC log type, LOG_DTN, that logs to LogMinor_DispConnect_dtn in DM. This new log type and dc_raw_log are used to generate clock info in the logs to match Dal2. Signed-off-by:
Corbin McElhanney <corbin.mcelhanney@amd.com> Reviewed-by:
Aric Cyr <Aric.Cyr@amd.com> Acked-by:
-
Bhawanpreet Lakha authored
- Connected DC resource to FBC compressor, - Initial Implementation of FBC for Stoney/Carrizo - Code is currently guarded with "ENABLE_FBC" compile time flag Signed-off-by:
-
Anthony Koo authored
Signed-off-by:
-
Andrey Grodzovsky authored
Signed-off-by:
-
