- 29 Aug, 2022 40 commits
-
-
Hawking Zhang authored
Add ip block support for sdma v6_0_3. Signed-off-by:
Hawking Zhang <Hawking.Zhang@amd.com> Reviewed-by:
Frank Min <Frank.Min@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Hawking Zhang authored
To support new sdma ip block Signed-off-by:
-
John Clements authored
Force to enable smu block for SMU v13.0.10 Signed-off-by:
John Clements <john.clements@amd.com> Signed-off-by:
Likun Gao <Likun.Gao@amd.com> Reviewed-by:
-
John Clements authored
added sw pptable id 6666 for smu 13.0.10 v2: fix checkpatch error (Alex) Signed-off-by:
-
Yang Wang authored
add smu_v13_0_10 driver if version Signed-off-by:
Yang Wang <KevinYang.Wang@amd.com> Reviewed-by:
-
Yang Wang authored
add smu_v13_0_10 support. Signed-off-by:
-
Frank Min authored
Add ip block support for psp v13_0_10. Signed-off-by:
-
John Clements authored
added missing firmware module Signed-off-by:
-
Frank Min authored
Add psp v13_0_10 ip block, initialize firmware and psp functions Signed-off-by:
-
Hawking Zhang authored
Add ip block support for soc21_common. Signed-off-by:
-
Sonny Jiang authored
This enable VCN PG, CG, DPG and JPEG PG, CG Signed-off-by:
Sonny Jiang <sonny.jiang@amd.com> Reviewed-by:
Leo Liu <leo.liu@amd.com> Reviewed-by:
-
Hawking Zhang authored
init cp/pg_flags and extenal_rev_id Signed-off-by:
-
Hawking Zhang authored
driver doesn't need to program any gc 11_0_0 golden Signed-off-by:
-
Jinpeng Cui authored
Return value from kfd_wait_on_events() and io_remap_pfn_range() directly instead of taking this in another redundant variable. Reported-by:
Zeal Robot <zealci@zte.com.cn> Signed-off-by:
Jinpeng Cui <cui.jinpeng2@zte.com.cn> Signed-off-by:
-
Jinpeng Cui authored
Return value from expression directly instead of taking this in another redundant variable. Reported-by:
-
Martin Tsai authored
[Why] Incorrect cursor position will induce system hang on pipe split. [How] 1.Handle horizontal mirror on rotation, 2.Correct cursor set on piep split. Reviewed-by:
Ariel Bernstein <Eric.Bernstein@amd.com> Acked-by:
Brian Chang <Brian.Chang@amd.com> Signed-off-by:
Martin Tsai <martin.tsai@amd.com> Tested-by:
Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by:
-
Vladimir Stempen authored
[Why] On secondary display hotplug we switch primary stream from ODM2to1 to ODMBypass mode. Current logic will trigger disabling front end for this stream. [How] We need to check if prev_odm_pipe is equal to NULL in order to disable dangling planes in this scenario. Reviewed-by:
Vladimir Stempen <vladimir.stempen@amd.com> Tested-by:
-
Ethan Wellenreiter authored
[WHY] Function wasn't returning false when it had a no stream [HOW] Made it return false when it had no stream. Reviewed-by:
Alvin Lee <Alvin.Lee2@amd.com> Acked-by:
Ethan Wellenreiter <Ethan.Wellenreiter@amd.com> Tested-by:
-
Ethan Wellenreiter authored
[Why] Pipes get merged in preparation for SubVP but if they don't get used, and are in ODM or some other multi pipe config, it would calculate the voltage level with a viewport of just one pipe from when they were split resulting in too low of a voltage level. [How] Made it so that the viewport and other timing settings get rebuilt and re- initialized after the pipe merge, before calculating the voltage level so it would calculate it correctly. Reviewed-by:
Jun Lei <Jun.Lei@amd.com> Acked-by:
-
Aurabindo Pillai authored
[Why&How] plane and stream variables used for cursor size allocation calculation were stale from previous iteration. Redo the iteration to find the correct cursor plane for the calculation. Reviewed-by:
Aurabindo Pillai <aurabindo.pillai@amd.com> Tested-by:
-
Alex Sierra authored
[Why] Devices with CPU XGMI iolink do not support PCIe peer access. Signed-off-by:
Alex Sierra <alex.sierra@amd.com> Acked-by:
Felix Kuehling <Felix.Kuehling@amd.com> Signed-off-by:
-
Aric Cyr authored
Reviewed-by:
Aric Cyr <aric.cyr@amd.com> Acked-by:
-
Evan Quan authored
To suppress the warning about version mismatch with the latest 78.54.0 PMFW. Signed-off-by:
Evan Quan <evan.quan@amd.com> Reviewed-by:
Kenneth Feng <kenneth.feng@amd.com> Signed-off-by:
-
Evan Quan authored
For those SMU13.0.7 unsecure SKUs, the vbios carried pptable is ready to go. Use that one instead of hardcoded softpptable. Signed-off-by:
-
Evan Quan authored
For some SMU13.0.0 SKUs, the vbios carried pptable is ready to go. Use that one instead of hardcoded softpptable. Signed-off-by:
-
Leo (Hanghong) Ma authored
[Why && How] We would like to have visual confirm color support for SubVP. 1. Set visual confirm color to red: SubVP is enable on this display; 2. Set visual confirm color to green: SubVP is enable on other display and DRR is on this display; 3. Set visual confirm color to blue: SubVP is enable on other display and DRR is off on this display; Reviewed-by:
Leo (Hanghong) Ma <hanghong.ma@amd.com> Tested-by:
-
Anthony Koo authored
- Fix comment to indicate correct visual confirm option Reviewed-by:
Anthony Koo <Anthony.Koo@amd.com> Tested-by:
-
Ian Chen authored
Reviewed-by:
Dennis Chan <dennis.chan@amd.com> Acked-by:
Ian Chen <ian.chen@amd.com> Tested-by:
-
Aurabindo Pillai authored
[Why & How] This reverts commit e6cf22ef since it causes a SubVP related regression: "Switching between windowed video and fullscreen can intermittently cause black screen" Fixes: e6cf22ef ("drm/amd/display: program k1/k2 divider for virtual signal for DCN32") Reviewed-by:
-
Iswara Nagulendran authored
[HOW&WHY] EDP link detection must be updated to support a primary EDP with a link index of greater than 0. * SWDEV-342936 - dc: DSC bringup for SAG 1.5 [WHY] SmartAccess Graphics 1.5 (a.k.a SmartMux 1.5) requires seamless switching between GPUs with DSC enabled. [HOW] Moved DSC programming to apply_single_control_ctx_to_hw before the stream enablement logic to ensure the CRC checker provides valid values for non-black frames allowing the system to come out of forced PSR on d2i. Added additional logic to both generate a black frame through setVisibility calls and keep track of the CRCs values for this black frame when coming out of forced PSR. Updating logic for DalRegKey_DisableDSC to disable DSC on EDP and all ports for systems. [CLEANED] dc: Moved DSC programming to before stream enablement [HOW&WHY] Moved DSC programming to apply_single_control_ctx_to_hw before the stream enablement logic. Co-authored-by:
sregolui <sregolui@amd.com> Reviewed-by:
Jayendran Ramani <Jayendran.Ramani@amd.com> Reviewed-by:
Harry Vanzylldejong <Harry.Vanzylldejong@amd.com> Acked-by:
Iswara Nagulendran <Iswara.Nagulendran@amd.com> Tested-by:
-
Charlene Liu authored
[why] fw version check was for release branch. for staging, it has a chance to enter wrong code path. Reviewed-by:
Hansen Dsouza <hansen.dsouza@amd.com> Acked-by:
Charlene Liu <Charlene.Liu@amd.com> Tested-by:
-
Aurabindo Pillai authored
[Why&How] When calculating allocation for cursor size, get the real cursor through the HUBP instead of using the maximum cursor size for more optimal allocation Reviewed-by:
Nicholas Kazlauskas <Nicholas.Kazlauskas@amd.com> Acked-by:
-
Aurabindo Pillai authored
[Why&How] When using a 4k monitor when cursor caching is not supported due to framebuffer being on an uncacheable address, enabling display refresh from MALL would trigger corruption if SS is enabled. Prevent entering SS if we are on the edge case and cursor caching is not possible. Do this only if cursor size larger than a 64x64@4bpp. Pull the cursor size calculation out of if condition since cursor address may not be set on all platforms Reviewed-by:
-
Aurabindo Pillai authored
For calculating cursor size allocation, surface size was used, resulting in over allocation Reviewed-by:
-
Leo Chen authored
[Why & How] Number of encoder is set to 4 but only 3 instances are created. Reviewed-by:
Leo Chen <sancchen@amd.com> Tested-by:
-
Ian Chen authored
Refactor edp dsc codes. We split out edp dsc config from "global" to "per-panel" config settings. Reviewed-by:
Mike Hsieh <mike.hsieh@amd.com> Acked-by:
-
Alvin Lee authored
[Description] For SubVP scaling case we have to combine the plane scaling and stream scaling. Use UCLK dummy p-state WM for FCLK WM set C [Description] For DCN32/321 program dummy UCLK P-state watermark into FCLK watermark set C register. Reviewed-by:
Nevenko Stupar <Nevenko.Stupar@amd.com> Acked-by:
-
Leo (Hanghong) Ma authored
[Why] We want to get the visual confirm color of the bottom-most pipe for test automation. [How] Save the visual confirm color to plane_state before program to MPC; Reviewed-by:
-
Taimur Hassan authored
[Why & How] In some cases, there are calls to transition from TX_ON to TX_ON, such as when using MST or during resolution change. This is expected, so allow HW programming to continue. Reviewed-by:
Taimur Hassan <Syed.Hassan@amd.com> Tested-by:
-
Gabe Teeger authored
[Why] enable_sw_cntl_psr flag is not needed. For PSR1 and PSR2, we should be passing dirty rectangle and cursor updates to FW regardless of enable_sw_cntl_psr flag. [How] Remove enable_sw_cntl_psr flag from driver. Send cursor info and dirty rectagle status to dmub only in the case of dcn31 and above. Reviewed-by:
Robin Chen <robin.chen@amd.com> Acked-by:
Gabe Teeger <gabe.teeger@amd.com> Tested-by:
-
