1. 11 May, 2018 6 commits
  2. 10 May, 2018 1 commit
  3. 08 May, 2018 5 commits
  4. 07 May, 2018 1 commit
  5. 04 May, 2018 7 commits
  6. 03 May, 2018 17 commits
  7. 02 May, 2018 3 commits
    • Ville Syrjälä's avatar
      drm/rect: Fix drm_rect_rotation_inv() docs · ec667231
      Ville Syrjälä authored
      An overeager sed has corrupted the drm_rect_rotation_inv()
      documentation. Fix it up.
      
      Looks like it wasn't entirely correct before the sed fail
      either. We were missing _rect_ from the function names, which
      also explains why the sed hit these by accident.
      Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
      Link: https://patchwork.freedesktop.org/patch/msgid/20180426141631.15798-1-ville.syrjala@linux.intel.comReviewed-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
      ec667231
    • Linus Walleij's avatar
      drm/pl111: Enable device-specific assigned memory · 57450671
      Linus Walleij authored
      The Versatile Express has 8 MB of dedicated video RAM (VRAM)
      on the motherboard, which is what we should be using for the
      PL111 if available. On this platform, the memory backplane
      is constructed so that only this memory will work properly
      with the CLCD on the motherboard, using any other memory
      area just gives random snow on the display.
      
      The CA9 Versatile Express also has a PL111 instance on its
      core tile that can address all memory, and this does not
      have the restriction.
      
      The memory is assigned to the device using the memory-region
      device tree property and a "shared-dma-pool" reserved
      memory pool like this:
      
      reserved-memory {
              #address-cells = <1>;
              #size-cells = <1>;
              ranges;
      
              vram: vram@48000000 {
                      compatible = "shared-dma-pool";
                      reg = <0x48000000 0x00800000>;
                      no-map;
              };
      };
      
      clcd@1f000 {
              compatible = "arm,pl111", "arm,primecell";
      	(...)
              memory-region = <&vram>;
      }·;
      
      Cc: Liviu Dudau <liviu.dudau@arm.com>
      Cc: Mali DP Maintainers <malidp@foss.arm.com>
      Reviewed-by: default avatarEric Anholt <eric@anholt.net>
      Tested-by: default avatarRobin Murphy <robin.murphy@arm.com>
      Signed-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
      Link: https://patchwork.freedesktop.org/patch/msgid/20180502134719.8388-2-linus.walleij@linaro.org
      57450671
    • Linus Walleij's avatar
      drm/pl111: Support the Versatile Express · ca454bd4
      Linus Walleij authored
      The Versatile Express uses a special configuration controller
      deeply embedded in the system motherboard FPGA to multiplex the
      two to three (!) display controller instances out to the single
      SiI9022 bridge.
      
      Set up an extra file with the logic to probe to the FPGA mux
      register on the system controller bus, then parse the device
      tree to see if there is a CLCD or HDLCD instance on the core
      tile (also known as the daughterboard) by looking in the
      root of the device tree for compatible nodes.
      
      - If there is a HDLCD on the core tile, and there is a driver
        for it, we exit probe and deactivate the motherboard CLCD.
        We do not touch the DVI mux in this case, to make sure we
        don't break HDLCD.
      
      - If there is a CLCD on both the motherboard and the core tile
        (only the CA9 has this) the core tile CLCD takes precedence
        and get muxed to the DVI connector.
      
      - Only if there is no working graphics on the core tile, the
        motherboard CLCD is probed and muxed to the DVI connector.
      
      Core tile graphics should always take precedence as it can
      address all memory and is also faster, however the motherboard
      CLCD is good to have around for diagnostics and testing.
      
      It is possible to test the motherboard CLCD by setting the
      status = "disabled" property on the core tile CLCD or
      HDLCD.
      
      Scale down the Versatile Express to 16BPP so we can support a
      1024x768 display despite the bus bandwidth restrictions on this
      platform. (The motherboard CLCD supports slightly lower
      resolution.)
      
      Cc: Liviu Dudau <liviu.dudau@arm.com>
      Cc: Pawel Moll <pawel.moll@arm.com>
      Acked-by: default avatarEric Anholt <eric@anholt.net>
      Tested-by: default avatarRobin Murphy <robin.murphy@arm.com>
      Signed-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
      Link: https://patchwork.freedesktop.org/patch/msgid/20180502134719.8388-1-linus.walleij@linaro.org
      ca454bd4