- 05 May, 2020 2 commits
-
-
Pascal Paillet authored
Enable STM32 Digital Thermal Sensor driver for stm32mp15xx-dkx boards. Signed-off-by:
Pascal Paillet <p.paillet@st.com> Signed-off-by:
Alexandre Torgue <alexandre.torgue@st.com>
-
Yann Gautier authored
The sdmmc1 peripheral is connected on SD-card on STM32MP1-ED1 board. Add the UHS features the controller is able to manage. Those features require a level shifter on the board, and the support of the voltage switch in driver, which is done in Linux v5.7. Signed-off-by:
Ludovic Barre <ludovic.barre@st.com> Signed-off-by:
Yann Gautier <yann.gautier@st.com> Signed-off-by:
-
- 29 Apr, 2020 20 commits
-
-
Marek Vasut authored
The LED labels do not match the silkscreen on the board, fix it. Reviewed-by:
Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Signed-off-by:
Marek Vasut <marex@denx.de> Cc: Alexandre Torgue <alexandre.torgue@st.com> Cc: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com> Cc: Patrice Chotard <patrice.chotard@st.com> Cc: Patrick Delaunay <patrick.delaunay@st.com> Cc: linux-stm32@st-md-mailman.stormreply.com To: linux-arm-kernel@lists.infradead.org Signed-off-by:
-
Marek Vasut authored
Fill in the bindings for USB host and gadget on AV96. Signed-off-by:
-
Marek Vasut authored
Fill in the bindings for HDMI audio on AV96, this permits audio playback via attached HDMI device if such device supports it. Signed-off-by:
-
Marek Vasut authored
Add new mux option for SAI2 pins, this is used on AV96 board. Signed-off-by:
-
Marek Vasut authored
Fill in the HDMI video pipeline from AV96 into the DT. Reviewed-by:
-
Marek Vasut authored
Add new mux option for LTDC pins, this is used on AV96 board. Signed-off-by:
-
Marek Vasut authored
The WiFi/Bluetooth chip is attached to USART2 on AV96 as well, describe it in DT to make it available. Remove BT LED and turn it into a shutdown GPIO, because the GPIO line controls the BT_REG_ON signal. The LED is just an indicator connected to the same line, but not the primary function. Reviewed-by:
-
Marek Vasut authored
Add mux option for USART2 pins, this is used on AV96 board. Reviewed-by:
-
Marek Vasut authored
The WiFi/Bluetooth SDIO chip is attached to SDMMC3 on AV96, describe it in DT to make it available. Remove WiFi LED and turn it into a regulator, because it is a GPIO controlling the WL_REG_ON input of the WiFi chip. The LED is just an indicator connected to the same line, but not the primary function. Reviewed-by:
-
Marek Vasut authored
The board has an EEPROM on the same I2C bus as PMIC, at address 0x53. The EEPROM contains the board MAC address. Reviewed-by:
-
Marek Vasut authored
The DH Electronics DHCOR SOM has QSPI NOR on the SoM itself, add it into the DT. Reviewed-by:
-
Marek Vasut authored
Add DT node describing the eMMC attached to SDMMC2 controller of the STM32MP1 on DHCOR SoM, which is the SoM soldered on AV96. Reviewed-by:
-
Marek Vasut authored
The SD uses different pinmux for the D123DIRline, use such a pinmux, otherwise there is a pinmux collision on the AV96. Add missing SD voltage regulator switch. Reviewed-by:
-
Marek Vasut authored
Add another mux option for SDMMC1_D123DIR direction pins, SDMMC2 pins 4..7, and SDMMC3 pins PD5_SDMMC3_D2 and PD0_SDMMC3_CMD, this is used on AV96 board. Signed-off-by:
-
Marek Vasut authored
The KS9031 PHY supports configurable PHY skews to compensate for the board routing. Fill in the correct values. Reviewed-by:
-
Marek Vasut authored
Add PHY reset GPIO on AV96 ethernet PHY. Reviewed-by:
-
Marek Vasut authored
The AV96 RGMII uses different pinmux for ETH_RGMII_TXD0, ETH_RGMII_RXD2 and ETH_RGMII_TX_CTL. Use the correct pinmux to make ethernet operational. Reviewed-by:
-
Marek Vasut authored
Add another mux option for DWMAC RGMII, this is used on AV96 board. Reviewed-by:
-
Marek Vasut authored
The PMIC interrupt line is connected to PA0 on the DHCOR SoM, fix it. This makes the POWER button on the AV96 working, and also all the other PMIC interrupts. Furthermore, scrub the bogus interrupt-parent props. Signed-off-by:
-
Marek Vasut authored
The vdd PMIC buck regulator was misconfigured, which caused instability of the board and malfunction of high-speed interfaces, like the RGMII. Configure the PMIC correctly to repair these problems. Also add missing Enpirion regulator for the IO voltage into the DT. Signed-off-by:
-
- 28 Apr, 2020 3 commits
-
-
Alain Volmat authored
Add the syscfg-fmp property in each i2c node in order to allow Fast Mode Plus speed if clock-frequency >= 1MHz is indicated. Signed-off-by:
Alain Volmat <alain.volmat@st.com> Signed-off-by:
-
Alain Volmat authored
Replace previous st,stm32f7-i2c compatible with st,stm32mp15-i2c for the platform stm32mp151. Signed-off-by:
-
Arnaud Pouliquen authored
Add declarations related to the syscon pdds for deep sleep management. Signed-off-by:
Arnaud Pouliquen <arnaud.pouliquen@st.com> Signed-off-by:
-
- 20 Apr, 2020 12 commits
-
-
Marek Vasut authored
The I2C2 is routed out to header X21, enable it to make it available. Add a comment to I2C5, which is routed to header X22 right next to it. Signed-off-by:
-
Ahmad Fatoum authored
Document the STM32MP157 based Linux Automation MC-1 device tree compatible. Acked-by:
Rob Herring <robh@kernel.org> Signed-off-by:
Ahmad Fatoum <a.fatoum@pengutronix.de> Signed-off-by:
-
Ahmad Fatoum authored
The Linux Automation MC-1 is a SBC built around the Octavo Systems OSD32MP15x SiP. The SiP features up to 1 GB DDR3 RAM, EEPROM and a PMIC. The board has eMMC and a SD slot for storage and GbE for both connectivity and power. Signed-off-by:
-
Ahmad Fatoum authored
Linux Automation GmbH[0] was founded in 2019 in order to develop electronics for embedded Linux. Add its vendor prefix so it may be used in future board and device compatibles. [0]: https://www.linux-automation.comAcked-by:
Robert Schwebel <rsc@linux-automation.com> Signed-off-by:
-
Ahmad Fatoum authored
While all sleep pinctrl group labels now follow a fixed naming scheme, node _names_ for these groups don't: - Some use ${dev}-[0-9], where the suffix is the normal group suffix + 1 - Some use ${dev}-sleep-[0-9], where suffix is the normal group suffix - The <dc node uses ${dev}-[a-z]-[0-9], where the letter matches the phandle and the number suffix is the normal group's suffix + 1 For uniformity, standardize on using ${dev}-[0-9]+ for all normal pinctrl groups and ${dev}-sleep-[0-9]+ for all sleep pinctrl groups. Signed-off-by: -
Ahmad Fatoum authored
Some labels follow the *_sleep_pins_* naming scheme, but some also use *_pins_sleep_*. Because most labels use the former and for uniformity with variants like sdmmc1_b4_pins_a and sdmmc1_dir_pins_a, adopt the *_sleep_pins_* scheme throughout. Signed-off-by:
-
Ahmad Fatoum authored
With the cell sizes specified in the SoC DTSIs in a previous commit, individual boards no longer need to specify them, thus drop them. No functional change. Signed-off-by:
-
Ahmad Fatoum authored
The cell count for address and size is defined by the binding and not something a board would change. Avoid each board adding this boilerplate by having the cell size specification in the SoC DTSI. Signed-off-by:
-
Ahmad Fatoum authored
In the original stm32mp157c.dtsi, the GPU was disabled as some SoC variants lacked a GPU. We now have separate a dtsi for each SoC variant and variants without a GPU lack the node altogether. As we need no board support for using the GPU, enable it by default and while at it remove the now redundant status = "okay" in existing board device trees. Suggested-by:
Lucas Stach <l.stach@pengutronix.de> Signed-off-by:
-
Fabrice Gasnier authored
Fix a typo on STM32MP15 DAC, e.g. s/channels/channel Fixes: da6cddc7 ("ARM: dts: stm32: Add DAC support to stm32mp157c") Signed-off-by:
Fabrice Gasnier <fabrice.gasnier@st.com> Signed-off-by:
-
Fabrice Gasnier authored
Fix a typo on STM32H743 DAC, e.g. s/channels/channel Fixes: 1536dec4 ("ARM: dts: stm32: Add DAC support on stm32h743") Signed-off-by:
-
Fabrice Gasnier authored
Fix a typo on STM32F429 DAC, e.g. s/channels/channel Fixes: 25329b23 ("ARM: dts: stm32: Add DAC support on stm32f429") Signed-off-by:
-
- 12 Apr, 2020 3 commits
-
-
Linus Torvalds authored
-
Linus Torvalds authored
This sorts the actual field names too, potentially causing even more chaos and confusion at merge time if you have edited the MAINTAINERS file. But the end result is a more consistent layout, and hopefully it's a one-time pain minimized by doing this just before the -rc1 release. This was entirely scripted: ./scripts/parse-maintainers.pl --input=MAINTAINERS --output=MAINTAINERS --order Requested-by:
Joe Perches <joe@perches.com> Signed-off-by:
Linus Torvalds <torvalds@linux-foundation.org>
-
Linus Torvalds authored
They are all supposed to be sorted, but people who add new entries don't always know the alphabet. Plus sometimes the entry names get edited, and people don't then re-order the entry. Let's see how painful this will be for merging purposes (the MAINTAINERS file is often edited in various different trees), but Joe claims there's relatively few patches in -next that touch this, and doing it just before -rc1 is likely the best time. Fingers crossed. This was scripted with /scripts/parse-maintainers.pl --input=MAINTAINERS --output=MAINTAINERS but then I also ended up manually upper-casing a few entry names that stood out when looking at the end result. Requested-by:
-
