Skip to content

L
linux
Switch branch/tag
  1. 29 Oct, 2019 1 commit
  3. 25 Oct, 2019 5 commits
  5. 24 Oct, 2019 1 commit
  7. 23 Oct, 2019 7 commits
  9. 16 Oct, 2019 1 commit
    • Rob Herring's avatar
      dt-bindings: iommu: Convert Arm SMMU to DT schema · d27bd6b9
      Rob Herring authored 
      Convert the Arm SMMU binding to DT schema.

The existing binding doc doesn't cover the number of variations of
compatible properties found in .dts files. "qcom,msm8998-smmu-v2" was
also missing, so add it.

SoCFPGA Stratix10 has a single clock defined which doesn't match the
binding. This issue remains.

Cc: Joerg Roedel <joro@8bytes.org>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Will Deacon <will@kernel.org>
Cc: Robin Murphy <Robin.Murphy@arm.com>
Cc: iommu@lists.linux-foundation.org
Signed-off-by: default avatarRob Herring <robh@kernel.org>
      d27bd6b9
  11. 15 Oct, 2019 12 commits
  13. 14 Oct, 2019 6 commits
  15. 11 Oct, 2019 4 commits
    • Rob Herring's avatar
      checkpatch: Warn if DT bindings are not in schema format · e400edb1
      Rob Herring authored 
      DT bindings are moving to using a json-schema based schema format
instead of freeform text. Add a checkpatch.pl check to encourage using
the schema for new bindings. It's not yet a requirement, but is
progressively being required by some maintainers.

Cc: Andy Whitcroft <apw@canonical.com>
Cc: Joe Perches <joe@perches.com>
Signed-off-by: default avatarRob Herring <robh@kernel.org>
      e400edb1
    • Rob Herring's avatar
      dt-bindings: riscv: Fix CPU schema errors · a4dc1ca6
      Rob Herring authored 
      Fix the errors in the RiscV CPU DT schema:

Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@0: 'timebase-frequency' is a required property
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@1: 'timebase-frequency' is a required property
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@0: compatible:0: 'riscv' is not one of ['sifive,rocket0', 'sifive,e5', 'sifive,e51', 'sifive,u54-mc', 'sifive,u54', 'sifive,u5']
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@0: compatible: ['riscv'] is too short
Documentation/devicetree/bindings/riscv/cpus.example.dt.yaml: cpu@0: 'timebase-frequency' is a required property

The DT spec allows for 'timebase-frequency' to be in 'cpu' or 'cpus' node
and RiscV requires it in /cpus node, so make it disallowed in cpu
nodes.

Fixes: 4fd669a8 ("dt-bindings: riscv: convert cpu binding to json-schema")
Cc: Palmer Dabbelt <palmer@sifive.com>
Cc: Albert Ou <aou@eecs.berkeley.edu>
Cc: linux-riscv@lists.infradead.org
Acked-by: default avatarPaul Walmsley <paul.walmsley@sifive.com>
Signed-off-by: default avatarRob Herring <robh@kernel.org>
      a4dc1ca6
    • Martin Kaiser's avatar
      dt-bindings: display: clps711x-fb: fix native-mode setting · ce0c94e1
      Martin Kaiser authored 
      Move the native-mode setting inside the display-timing node. Outside of
display-timing, it is ignored.
Signed-off-by: default avatarMartin Kaiser <martin@kaiser.cx>
Signed-off-by: default avatarRob Herring <robh@kernel.org>
      ce0c94e1
    • Martin Kaiser's avatar
      dt-bindings: display: imx: fix native-mode setting · 5cb2ef85
      Martin Kaiser authored 
      Move the native-mode setting inside the display-timing node. Outside of
display-timing, it is ignored.
Signed-off-by: default avatarMartin Kaiser <martin@kaiser.cx>
Signed-off-by: default avatarRob Herring <robh@kernel.org>
      5cb2ef85
  17. 10 Oct, 2019 3 commits
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7