Commit 4ffb9385 authored by Stephen Warren's avatar Stephen Warren

ARM: tegra: fix pinctrl misconfiguration on Venice2

Other boards use PULL_NONE for their debug UART pins, and without this
change, the board doesn't accept any serial input.

Don't set the I2S port pins to tristate mode, or no audio signal will
be sent out.

Fixes: 605ae5804385 ("ARM: tegra: add default pinctrl nodes for Venice2")
Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
parent 4b20bcbe
...@@ -40,7 +40,7 @@ dap2_din_pa4 { ...@@ -40,7 +40,7 @@ dap2_din_pa4 {
nvidia,function = "i2s1"; nvidia,function = "i2s1";
nvidia,enable-input = <TEGRA_PIN_ENABLE>; nvidia,enable-input = <TEGRA_PIN_ENABLE>;
nvidia,pull = <TEGRA_PIN_PULL_NONE>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_ENABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
}; };
dvfs_pwm_px0 { dvfs_pwm_px0 {
nvidia,pins = "dvfs_pwm_px0"; nvidia,pins = "dvfs_pwm_px0";
...@@ -250,7 +250,7 @@ pu0 { ...@@ -250,7 +250,7 @@ pu0 {
"pu3"; "pu3";
nvidia,function = "uarta"; nvidia,function = "uarta";
nvidia,enable-input = <TEGRA_PIN_ENABLE>; nvidia,enable-input = <TEGRA_PIN_ENABLE>;
nvidia,pull = <TEGRA_PIN_PULL_UP>; nvidia,pull = <TEGRA_PIN_PULL_NONE>;
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
}; };
uart2_cts_n_pj5 { uart2_cts_n_pj5 {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment