- 02 Jul, 2024 9 commits
-
-
Krzysztof Kozlowski authored
Add appropriate mappings of Soundwire ports of WSA8845 speaker. This solves second (right) speaker sound distortions when playing audio. Signed-off-by:
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Reviewed-by:
Neil Armstrong <neil.armstrong@linaro.org> Link: https://lore.kernel.org/r/20240627122015.30945-2-krzysztof.kozlowski@linaro.orgSigned-off-by:
Bjorn Andersson <andersson@kernel.org>
-
Krzysztof Kozlowski authored
Add appropriate mappings of Soundwire ports of WSA8845 speaker. This solves second (south) speaker sound distortions when playing audio. Signed-off-by:
-
Neil Armstrong authored
Add appropriate mappings of Soundwire ports of WSA8845 speaker to correctly map the Speaker ports to the WSA macro ports. Signed-off-by:
Konrad Dybcio <konrad.dybcio@linaro.org> Reviewed-by:
-
Neil Armstrong authored
Add appropriate mappings of Soundwire ports of WSA8845 speaker to correctly map the Speaker ports to the WSA macro ports. Signed-off-by:
-
Neil Armstrong authored
Add appropriate mappings of Soundwire ports of WSA8845 speaker to correctly map the Speaker ports to the WSA macro ports. Signed-off-by:
-
Luca Weiss authored
Without explicitly specifying names for the regulators they are named based on the DeviceTree node name. This results in multiple regulators with the same name, making debug prints and regulator_summary impossible to reason about. Signed-off-by:
Luca Weiss <luca.weiss@fairphone.com> Reviewed-by:
Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Reviewed-by:
-
Dmitry Baryshkov authored
Correct the name for the thermal zone on PM8916 PMIC. I ended up with c&p mistake, which wasn't noticed until the patch got merged. Reported-by:
-
Akhil P Oommen authored
Add the necessary dt nodes for gpu support in X1E80100. Signed-off-by:
Akhil P Oommen <quic_akhilpo@quicinc.com> Reviewed-by:
-
Abel Vesa authored
According to the power grid documentation, the 0.8v HS PHY shared regulator is actually LDO3 from PM8550ve id J. Fix both CRD and QCP boards. Fixes: d7e03cce ("arm64: dts: qcom: x1e80100-crd: Enable more support") Signed-off-by:
Abel Vesa <abel.vesa@linaro.org> Reviewed-by:
-
- 27 Jun, 2024 1 commit
-
-
Venkata Prahlad Valluru authored
Rb3Gen2 has a lt9611uxc DSI-to-HDMI bridge on i2c0, with reset gpio from pm7250b gpio2 and irq gpio from tlmm gpio24. Bridge supplies are Vdd connected to input supply directly and vcc to L11c. Enable HDMI output, bridge and corresponding DSI output. Signed-off-by:
Venkata Prahlad Valluru <quic_vvalluru@quicinc.com> Reviewed-by:
-
- 26 Jun, 2024 8 commits
-
-
Caleb Connolly authored
These are documented and supported everywhere, but not described in DT. Add them. Signed-off-by:
Caleb Connolly <caleb.connolly@linaro.org> Reviewed-by:
-
Sibi Sankar authored
Add fastrpc nodes for ADSP and CDSP on X1E80100 SoC. Signed-off-by:
Sibi Sankar <quic_sibis@quicinc.com> Link: https://lore.kernel.org/r/20240624100214.189991-1-quic_sibis@quicinc.comSigned-off-by:
-
Sibi Sankar authored
Add the CPU and LLCC BWMONs on X1E80100 SoCs. Tested-by:
-
Chukun Pan authored
Add node to support mmc controller inside of IPQ6018. This controller supports both eMMC and SD cards. Tested with: eMMC (HS200) SD Card (SDR50/SDR104) Signed-off-by:
Chukun Pan <amadeus@jmu.edu.cn> Link: https://lore.kernel.org/r/20240620150122.1406631-3-amadeus@jmu.edu.cnSigned-off-by:
-
Odelu Kukatla authored
Add clocks which need to be enbaled for configuring QoS on sc7280. Signed-off-by:
Odelu Kukatla <quic_okukatla@quicinc.com> Reviewed-by:
Georgi Djakov <djakov@kernel.org> Link: https://lore.kernel.org/r/20240607173927.26321-5-quic_okukatla@quicinc.comSigned-off-by:
-
Jagadeesh Kona authored
Add device nodes for video and camera clock controllers on Qualcomm SM8650 platform. Signed-off-by:
Jagadeesh Kona <quic_jkona@quicinc.com> Reviewed-by:
Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org> Reviewed-by:
-
Bjorn Andersson authored
Merge the SM8650 video and clock controller drivers to gain access to the constants from the DeviceTree binding.
-
Jagadeesh Kona authored
Add support for the camera clock controller for camera clients to be able to request for camcc clocks on SM8650 platform. Signed-off-by:
Bryan O'Donoghue <bryan.odonoghue@linaro.org> Reviewed-by:
-
- 25 Jun, 2024 8 commits
-
-
Jagadeesh Kona authored
Add device tree bindings for the camera clock controller on Qualcomm SM8650 platform. Signed-off-by:
-
Jagadeesh Kona authored
Update the order of SC8280XP camcc header file in SM8450 camcc bindings. Signed-off-by:
-
Jagadeesh Kona authored
Add support to the SM8650 video clock controller by extending the SM8550 video clock controller, which is mostly identical but SM8650 has few additional clocks and minor differences. Signed-off-by:
-
Jagadeesh Kona authored
Add support for videocc XO clk ares for consumer drivers to be able to request this reset. Fixes: f53153a3 ("clk: qcom: videocc-sm8550: Add video clock controller driver for SM8550") Signed-off-by:
-
Jagadeesh Kona authored
SM8650 video clock controller has most clocks same as SM8450, but it also has few additional clocks and resets. Add device tree bindings for the video clock controller on Qualcomm SM8650 platform by defining these additional clocks and resets on top of SM8450. Signed-off-by:
-
Jagadeesh Kona authored
Correct the videocc header file name in SM8450 videocc bindings. Fixes: 1e910b2b ("dt-bindings: clock: qcom: Add SM8450 video clock controller") Signed-off-by:
-
Dmitry Baryshkov authored
Define the themal zones using the temperature values in stage1 for this platform so that the spmi-temp-alarm driver becomes active. Signed-off-by:
-
Srinivas Kandagatla authored
Add audio support to QCP platform which includes 2 x Speakers Headset Mic and Headset support. Signed-off-by:
Srinivas Kandagatla <srinivas.kandagatla@linaro.org> Link: https://lore.kernel.org/r/20240624-qcp-audio-v1-1-323a6b5e1fe5@linaro.orgSigned-off-by:
-
- 23 Jun, 2024 10 commits
-
-
Bartosz Golaszewski authored
Add a 20MB reserved memory region for use by SCM calls. Signed-off-by:
Bartosz Golaszewski <bartosz.golaszewski@linaro.org> Link: https://lore.kernel.org/r/20240527-shm-bridge-v10-15-ce7afaa58d3a@linaro.orgSigned-off-by:
-
Luca Weiss authored
With the smsm bindings and driver finally supporting mboxes, switch to that and stop using apcs as syscon. Signed-off-by:
Luca Weiss <luca@lucaweiss.eu> Reviewed-by:
-
Luca Weiss authored
With the smsm bindings and driver finally supporting mboxes, switch to that and stop using apcs as syscon. Signed-off-by:
-
Luca Weiss authored
With the smsm bindings and driver finally supporting mboxes, switch to that and stop using apcs as syscon. Signed-off-by:
-
Luca Weiss authored
With the smsm bindings and driver finally supporting mboxes, switch to that and stop using apcs as syscon. Signed-off-by:
-
Rajendra Nayak authored
Add tsens and thermal zones nodes for x1e80100 SoC. Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by:
-
Luca Weiss authored
PM8008 regulators are used for the cameras found on FP5. Configure the chip and its voltages. Signed-off-by:
-
Luca Weiss authored
PM8008 regulators are used for the cameras found on FP4. Configure the chip and its voltages. Signed-off-by:
-
Lin, Meng-Bo authored
There is PM8916 Battery voltage monitor on GPLUS FL8005A. Add PM8916 BMS and the battery to the device tree. Signed-off-by:
Lin, Meng-Bo <linmengbo06890@proton.me> Reviewed-by:
-
Valeriy Klimin authored
Add the compatible for this device. Signed-off-by:
Valeriy Klimin <vdos63@gmail.com> Acked-by:
Conor Dooley <conor.dooley@microchip.com> Reviewed-by:
-
- 21 Jun, 2024 4 commits
-
-
Johan Hovold authored
Enable the PM8008 PMIC which is used to power the camera sensors. Reviewed-by:
Johan Hovold <johan+linaro@kernel.org> Reviewed-by:
-
Tengfei Fan authored
Add AIM300 AIoT Carrier board DTS support, including usb, UART, PCIe, I2C functions support. Here is a diagram of AIM300 AIoT Carrie Board and SoM +--------------------------------------------------+ | AIM300 AIOT Carrier Board | | | | +-----------------+ | |power----->| Fixed regulator |---------+ | | +-----------------+ | | | | | | v VPH_PWR | | +----------------------------------------------+ | | | AIM300 SOM | | | | | |VPH_PWR | | | | v | | | | +-------+ +--------+ +------+ | | | | | UFS | | QCS8550| |PMIC | | | | | +-------+ +--------+ +------+ | | | | | | | +----------------------------------------------+ | | | | +----+ +------+ | | |USB | | UART | | | +----+ +------+ | +--------------------------------------------------+ Co-developed-by:
Qiang Yu <quic_qianyu@quicinc.com> Signed-off-by:
Ziyue Zhang <quic_ziyuzhan@quicinc.com> Signed-off-by:
Tengfei Fan <quic_tengfan@quicinc.com> Link: https://lore.kernel.org/r/20240618072202.2516025-5-quic_tengfan@quicinc.comSigned-off-by:
-
Tengfei Fan authored
AIM300 Series is a highly optimized family of modules designed to support AIoT applications. It integrates QCS8550 SoC, UFS and PMIC chip etc. Here is a diagram of AIM300 SoM: +----------------------------------------+ |AIM300 SoM | | | | +-----+ | | |--->| UFS | | | | +-----+ | | | | | | | 3.7v | +-----------------+ | +---------+ | ---------->| PMIC |----->| QCS8550 | | | +-----------------+ +---------+ | | | | | | | | | +-----+ | | |--->| ... | | | +-----+ | | | +----------------------------------------+ Co-developed-by:Fenglin Wu <quic_fenglinw@quicinc.com> Signed-off-by:
-
Tengfei Fan authored
QCS8550 is derived from SM8550. The difference between SM8550 and QCS8550 is QCS8550 doesn't have modem RF system. QCS8550 is mainly used in IoT products. QCS8550 firmware has different memory map compared to SM8550. The memory map will be runtime added through bootloader. There are 3 types of reserved memory regions here: 1. Firmware related regions which aren't shared with kernel. The device tree source in kernel doesn't need to have node to indicate the firmware related reserved information. Bootloader converys the information by updating devicetree at runtime. This will be described as: UEFI saves the physical address of the UEFI System Table to dts file's chosen node. Kernel read this table and add reserved memory regions to efi config table. Current reserved memory region may have reserved region which was not yet used, release note of the firmware have such kind of information. 2. Firmware related memory regions which are shared with Kernel The device tree source in the kernel needs to include nodes that indicate fimware-related shared information. A label name is suggested because this type of shared information needs to be referenced by specific drivers for handling purposes. Unlike previous platforms, QCS8550 boots using EFI and describes most reserved regions in the ESRT memory map. As a result, reserved memory regions which aren't relevant to the kernel(like the hypervisor region) don't need to be described in DT. 3. Remoteproc regions. Remoteproc regions will be reserved and then assigned to subsystem firmware later. Here is a reserved memory map for this platform: 0x80000000 +-------------------+ | | | Firmware Related | | | 0x8a800000 +-------------------+ | | | Remoteproc Region | | | 0xa7000000 +-------------------+ | | | Kernel Available | | | 0xd4d00000 +-------------------+ | | | Firmware Related | | | 0x100000000 +-------------------+ Reviewed-by:
-
